Abstract: The IEEE802.3 standard establishes a range of Ethernet speeds tailored for local area network applications. In this paper, we introduce an in-depth ASIC design for a ten gigabit Ethernet ...
This project describes the designing 8 bit ALU using Verilog programming language. It includes writing, compiling and simulating Verilog code in ModelSim on a Windows platform. In digital electronics, ...
The eSi-RISC Development Suite v2.1 includes a new hardware evaluation platform based on Altera’s Cyclone III FPGA with rapid software development and debugging facilitated through the Eclipse IDE ...
Abstract: The main objective of this article is to present the implementation and simulation of a conjugate structure algebraic code excited linear prediction speech coder (CS-ACELP) based upon ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results