Abstract: This paper presents a system architecture for video compression, including a configurable 2D Discrete Cosine Transform (DCT) hardware accelerator, a CPU, and Direct Memory Access (DMA), ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback