Comparison of Gate-Level Techniques for Mitigation of Single Event Transients in Combinational Logic
Abstract: In this paper, the gate-level techniques for mitigation of Single Event Transients (SETs) in combinational circuits have been analyzed. The main objective was to compare the SET mitigation ...
Abstract: In the annular permanent magnet synchronous motor (APMSM) control system, the coil sequential activation strategy enables a single stator to drive multiple movers simultaneously. However, it ...
This repository contains all the verilog codes of combinational, sequential and fsm based circuits with 3 levels of modelling ( dataflow, structural, behavioral ) using Xilinx Vivado 2020.2 software.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback