Abstract: This paper presents an efficient Box-Muller GRNG (Gaussian Random Number Generator) structure to reduce the FPGA (Field Programmable Gate Array) logic utilization. The proposed approach is ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback