The processor underdog seeks an AI moment while making steady progress in automotive, embedded, and networking verticals.
We’ve been following the open, royalty-free RISC-V ISA for a while. At first we read the specs, and then we saw RISC-V cores in microcontrollers, but now there’s a new board that offers enough ...
From the Institute of Computing Technology division of the Chinese Academy of Sciences and Peng Cheng Laboratory comes a high-performance and well-documented RISC-V core called XiangShan. In the Git ...
ESWIN Computing, in collaboration with Canonical, has launched the EBC7702 Mini-DTX motherboard, a RISC-V development ...
RISC-V (pronounced “risk-five”) stands for ‘reduced instruction set computer (RISC) five’. The number five refers to the number of generations of RISC architecture that were developed at the ...
Tom's Hardware on MSN
Bolt Graphics brings its RISC-V graphics cards to Ubuntu Summit — Zeus path tracing GPUs target film and animation industry
Bolt Graphics sent its Graphics Engineering Director to the Ubuntu Summit 25.10 to speak on the software behind its promising ...
For those not immediately familiar with RISC-V, it is a relatively new CPU architecture which takes advantage of Reduced Instruction Set Computer (RISC) principles. RISC-V is an open standard ...
Google has announced that it will support the RISC-V architecture. This is an alternative computing architecture to Arm, which powers virtually all smartphones. Android only supports two computing ...
When the number two provider of CPU designs jumps on the RISC-V train, it is a significant milestone. The open-source RISC-V design is on a roll, displacing Arm in many SoC development plans. ARC and ...
The RISC-V ecosystem announces several new partnerships to advance RISC-V adoption in automotive applications.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback